

650V N-Channel MOSFET

General Description


This Power MOSFET is produced using advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.

These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.



10A, 650V, RDs(on)typ. = $0.7\Omega@VGS = 10 \text{ V}$ Smart design in high voltage technology Ultra low gate charge Fast switching Low reverse recovery charge. Improved dv/dt capability





Absolute Maximum Ratings Tc = 25 °C unless otherwise noted

Symbol	Parameter			JFFC10N65D	Units
V _{DSS}	Drain – Source Voltag	e		650	V
1	Drain Current	Continuous (Tc = 25 °C)	10*	А
I D		Continuous (Tc = 100 °C)		6*	А
Ірм	Drain Current - Pul	sed	(Note 1)	40	А
V _{GSS}	Gate – Source Voltag	;e		±30	V
EAS	Single Pulsed Avalanche Energy (Note 2)		161	mJ	
lar	Avalanche Current		(Note 1)	10	А
Ear	Repetitive Avalanche	Energy	(Note 1)	20	mJ
dv/dt	Peak Diode Recovery	/ dv/dt	(Note 3)	4.5	V/ns
-	Power Dissipation ($T_c = 25 ^{\circ}\text{C}$)		39	W	
P _D	-Derate above 25 ℃			0.32	w/°C
Тл,Тѕтб	Operating and Storage Temperature Range			-55 to +150	°C
-	Maximum lead temperature for soldering purposes		200	°C	
Tι	1/8" frome case for 5 seconds			300	°C

^{*}Drain current limited by maximum junction temperature.



JFFC10N65D

Thermal characteristics

Symbol	Parameter	JFFC10N65D	Units
Rөлс	Thermal Resistance, Junction-to-Case	3.2	°C/W
Rejs	Thermal Resistance, Case-to-Sink Typ.		°C/W
Rөла	Thermal Resistance, Junction-to-Ambient	62.5	°C/W

Electrical Characteristics Tc = 25 ℃ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Charact	eristics	•			•	
BV _{DSS}	Drain – Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 uA	650			V
⊿ BVoss/	Breakdown Voltage Temperature	I _D = 250 uA, Referenced to		0.6		V/1°C
∠Tı	Coefficient	25℃		0.6		v/°C
L	Zoro Cata Voltago Drain Current	V _{DS} = 650 V, V _{GS} = 0 V			1	uA
loss	Zero Gate Voltage Drain Current	V_{DS} = 520 V, Tc = 125 $^{\circ}$ C			10	uA
IGSSF	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{GS} = 0 V			100	nA
Igssr	Gate-Body Leakage Current, Reverse	V _{GS} = -30 V, V _{GS} = 0 V			-100	nA
On Charact	eristics					
$V_{GS(th)}$	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 uA	2.0		4.0	V
R _{DS(on)}	Static Drain-Source on-Resistance	V _G S = 10 V, I _D = 5A		0.7	0.85	Ω
grs	Forward Transconductance	$V_{DS} = 40 \text{ V}, I_{D} = 5A \text{ (Note 4)}$		9		S
Dynamic Ch	naracteristics					
Ciss	Input Capacitance	V _{DS} = 25 V, V _{GS} = 0 V, f =		1850		pF
Coss	Output Capacitance	1.0 MHz		165		pF
Crss	Reverse Transfer Capacitance	1.0 1011 12		8.5		pF
Switching C	Characteristics					
t _{d(on)}	Turn-On Delay Time	V 225 V I 10 0 A B-		32		ns
t r	Turn-On Rise Time	V _{DS} = 325 V, I _D = 10.0 A , R _G		28		ns
td(off)	Turn-Off Delay Time	= 25Ω , V _{GS} = 10 V (Note 		161		ns
t f	Turn-Off Fall Time	4,5 /		48.5		ns
Q_g	Total Gate Charge	V _{DS} = 520 V, I _D = 10.0 A V _{GS} =		38.5		nC
Q_{gs}	Gate-Source Charge	10 V (Note 4,5)		8.5		nC
Q_{gd}	Gate-Drain Charge	10 V (Note 4,3)		14.5		nC
Drain – Sou	rce Diode Characteristics and Maximum Ra	tings				
ls	Maximum Continuous Drain-Source Diode Forward Current				10	Α
lsм	Maximum Pulsed Drain-Source Diode Forward Current				40	Α
V_{SD}	Drain-Source Diode Forward Voltage	V _G S = 0 V, I _S = 10.0 A			1.4	٧
trr	Reverse Recovery Time	V _G S = 0 V, I _S = 10.0 A		400		ns
Qrr	Reverse Recovery Charge	dl _F /dt = 100 A/us (Note 4)		4.4		uC

Notes:

- 1. Repetitive Rating : Pulsed width limited by maximum junction temperature
- L = 3.0mH , I_{AS} = 10A, V_{DD} = 50V, R_G = 25Ω, Starting T_J = 25°C
 I_{SD} ≤ 13.0A, di/dt ≤ 200A/us, V_{DD} ≤ BV_{DSS}, Starting T_J = 25°C
 Pulsed Test : Pulsed width ≤300us, Duty cycle ≤ 2%

- 5. Essentially independent of operating temperature



Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics



Typical Characteristics




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9-2. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature






Figure 11. Transient Thermal Response Curve for JFFC10N65D




Test Circuit & Waveform



Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms




Test Circuit & Waveform



Peak Diode Recovery dv/dt Test Circuit & Waveforms



Package



COMMON DIMENSIONS

YMBOL.	MM				
IMBUL	MIN	NOM	MAX		
Е	10.00	10.16	10.32		
E1	9.94	10.04	10.14		
E2	9.36	9.46	9.56		
A	4.50	4.70	4.90		
Al	2.34	2.54	2.74		
A2	0.43	-	0.48		
A4	2.66	2.76	2.86		
A5	1. 00REF				
С	0.45	0.50	0.60		
D	15.67	15.87	16.07		
Q		9. 40REF			
H1	6. 70REF				
е	2. 54BSC				
ΦР	3. 18REF				
L	12.78	12.98	13. 18		
Ll	2.83	2.93	3.03		
L2	7.70	7.80	7.90		
ФР1	1.40	1.50	1.60		
ФР2	0.95	1.00	1.05		
ФР3		3. 45REF			
θ1	3°	5°	7°		
θ2	-	45°	-		
DEP	0.05	0.10	0.15		
F1	1.00	1.50	2.00		
F2	13.80	13.90	14.00		
F3	3.20	3.30	3.40		
F4	5.30	5.40	5.50		
G	7.80	8.00	8. 20		
G1	6.90	7.00	7.10		
G3	1. 25	1.35	1.45		
b1	1. 23	1.28	1.38		
b2	0.75	0.80	0.90		
K1	0.65	0.70	0.75		
R		0. 50REF			



Disclaimers

JIAEN Semiconductor Co., Ltd reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to JIAEN's terms and conditions supplied at the time of order acknowledgement.

JIAEN Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent JIAEN deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

JIAEN Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using JIAEN's components. To minimize risk, customers must provide adequate design and operating safeguards.

JIAEN Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its parent rights, nor the rights of others. Reproduction of information in JIAEN's datasheets or data books sis permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of JIAEN's products with statements different from or beyond the parameters stated by JIAEN Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated JIAEN's product or service and is unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for any such statements.