

650V N-Channel MOSFET

General Description


This Power MOSFET is produced using advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.

These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.



8A, 650V, RDS(on)typ. = $1.025\Omega@VGS = 10 \text{ V}$ Low gate charge (27.5nC) High ruggedness Fast switching Improved dv/dt capability





Absolute Maximum Ratings Tc = 25 °C unless otherwise noted

Symbol	Parameter		JFPC8N65C	Units	
VDSS	Drain – Source Voltag	ge		650	V
lр	Drain Current	Continuous (Tc = 25 °C)		8*	А
ID		Continuous (Tc = 100 °C)		4.8*	А
Ірм	Drain Current - Puls	sed	(Note 1)	32	Α
VGSS	Gate – Source Voltage	e		±30	V
EAS	Single Pulsed Avalance	he Energy	(Note 2)	156	mJ
Iar	Avalanche Current		(Note 1)	8	Α
Ear	Repetitive Avalanche	Energy	(Note 1)	12	mJ
dv/dt	Peak Diode Recovery	dv/dt	(Note 3)	5.0	V/ns
D	Power Dissipation (T	c = 25 °C)		119	W
PD	Po -Derate above 25 °C		5 ℃	0.952	w/°C
Тл,Тѕтб	Operating and Storage Temperature Range		-55 to +150	°C	
Tı	Maximum lead temperature for soldering purposes			300	%
111	1/8" frome case for 5 seconds			300	

^{*}Drain current limited by maximum junction temperature.



Thermal characteristics

Symbol	Parameter	JFPC8N65C	Units
Rөлс	Thermal Resistance, Junction-to-Case	1.05	°C/W
Reus	Thermal Resistance, Case-to-Sink Typ.		°C/W
Reja	Thermal Resistance, Junction-to-Ambient	62.5	°C/W

Electrical Characteristics Tc = 25 ℃ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Charact	eristics					
BV _{DSS}	Drain – Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 uA	650			V
⊿BV _{DSS} /	Breakdown Voltage Temperature Coefficient	I _D = 250 uA, Referenced to 25° C		0.7		v/°C
∠Tı	Coefficient				1	
loss	Zero Gate Voltage Drain Current	V _{DS} = 650 V, V _{GS} = 0 V			1	uA
		V _{DS} = 520 V, Tc = 125 °C			10	uA
lgssf	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{GS} = 0 V			100	nA
Igssr	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 \text{ V}, V_{GS} = 0 \text{ V}$			-100	nA
On Charact				1	1	
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \text{ uA}$	2.0		4.0	V
R _{DS(on)}	Static Drain-Source on-Resistance	$V_{GS} = 10 \text{ V}, I_D = 4A$		1.02	1.15	Ω
g _{FS}	Forward Transconductance	$V_{DS} = 40 \text{ V}, I_D = 8A \text{ (Note 4)}$		18		S
Dynamic Ch	naracteristics					
Ciss	Input Capacitance	$V_{DS} = 25 \text{ V, } V_{GS} = 0 \text{ V, } f =$		1170		pF
Coss	Output Capacitance	1.0 MHz	-	120		pF
Crss	Reverse Transfer Capacitance	1.0 WHZ		6.2		pF
Switching C	Characteristics					
td(on)	Turn-On Delay Time			20		ns
t r	Turn-On Rise Time	V _{DS} = 325 V, I _D = 8.0 A , R _G =		17		ns
td(off)	Turn-Off Delay Time	25Ω , V _{GS} = 10 V (Note 4,5)		33		ns
t f	Turn-Off Fall Time			16		ns
Qg	Total Gate Charge			27.5		nC
Qgs	Gate-Source Charge	V _{DS} = 520 V, I _D = 8.0 A V _{GS} =	-	7		nC
Qgd	Gate-Drain Charge	10 V (Note 4,5)		10		nC
Drain – Sou	rce Diode Characteristics and Maximum Ra	tings				
ls	Maximum Continuous Drain-Source Diode	T .			8	Α
lsм	Maximum Pulsed Drain-Source Diode Forv	vard Current			32	Α
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 8.0 A			1.2	V
trr	Reverse Recovery Time	V _{GS} = 0 V, I _S = 8.0 A		460		ns
Qrr	Reverse Recovery Charge	dlr/dt = 100 A/us (Note 4)		5.1		uC

- 1. Repetitive Rating : Pulsed width limited by maximum junction temperature
- L = 4.5mH , I_{AS} = 8A, V_{DD} = 50V,R_G = 25Ω, Starting T_J = 25 °C
 I_{SD} ≤ 8.0A, di/dt ≤ 200A/us, V_{DD} ≤ BV_{DSS}, Starting T_J = 25 °C
 Pulsed Test : Pulsed width ≤300us, Duty cycle ≤ 2%

- 5. Essentially independent of operating temperature



Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics







Figure 3. Body Diode Forward Voltage Variation with Source Current and Temperature










Figure 6. Gate Charge Characteristics



Typical Characteristics




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9-2. Maximum Safe Operating Area for JFPC8N65C



Typical Characteristics






Figure 10-2. Transient Thermal Response Curve for JFPC8N65C




Test Circuit & Waveform



Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms




Test Circuit & Waveform




Peak Diode Recovery dv/dt Test Circuit & Waveforms




Package



SYMBOL	MIN	NOM	MAX
Α	4.37	4.57	4.7
A1	1.25	1.3	1.4
A2	2.2	2.4	2.6
b	0.7	0.8	0.95
b2	1.17	1.27	1.47
С	0.45	0.5	0.6
D	15.1	15.6	16.1
D1	8.8	9.1	9.4
D2	5.5	17	- 5
Е	9.7	10	10.3
E3	7	(0)	
е	2.54 BSC 5.08 BSC		
e1			
H1	6.25	6.5	6.85
L	12.75	13.5	13.8
L1	- 6	3.1	3.4
ФР	3.4	3.6	3.8
Q	2.6	2.8	3







Disclaimers

JIAEN Semiconductor Co., Ltd reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to JIAEN's terms and conditions supplied at the time of order acknowledgement.

JIAEN Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent JIAEN deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

JIAEN Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using JIAEN's components. To minimize risk, customers must provide adequate design and operating safeguards.

JIAEN Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its parent rights, nor the rights of others. Reproduction of information in JIAEN's datasheets or data books sis permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of JIAEN's products with statements different from or beyond the parameters stated by JIAEN Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated JIAEN's product or service and is unfair and deceptive business practice. JIAEN Semiconductor Co., Ltd is not responsible or liable for any such statements.